-
Type: Improvement
-
Resolution: Won't Do
-
Priority: Major - P3
-
None
-
Affects Version/s: None
-
Component/s: Not Applicable
-
Storage Engines
-
5
-
StorEng - Defined Pipeline
The Armv8-A ISA includes a proceessor counter timer register CNTFRQ_EL0 that can be used to initialize the global tsc_nsec ratio instead of using manual calculation.